

# GD25LR32E

# DATASHEET

## Contents

<b>1</b>	<b>FEATURES .....</b>	<b>4</b>
<b>2</b>	<b>GENERAL DESCRIPTIONS .....</b>	<b>5</b>
<b>3</b>	<b>MEMORY ORGANIZATION .....</b>	<b>8</b>
<b>4</b>	<b>DEVICE OPERATIONS .....</b>	<b>9</b>
4.1	SPI Mode.....	9
4.2	QPI Mode.....	9
<b>5</b>	<b>DATA PROTECTION .....</b>	<b>10</b>
<b>6</b>	<b>STATUS REGISTER .....</b>	<b>12</b>
<b>7</b>	<b>COMMAND DESCRIPTIONS.....</b>	<b>14</b>
7.1	Write Enable (WREN) (06h) .....	18
7.2	Write Disable (WRDI) (04h) .....	18
7.3	Read Status Register (RDSR) (05h/35h) .....	19
7.4	Write Status Register (WRSR) (01h) .....	19
7.5	Write Enable for Volatile Status Register (50h) .....	20
7.6	Read Data Bytes (READ) (03h) .....	21
7.7	Read Data Bytes at Higher Speed (Fast Read) (0Bh).....	21
7.8	Dual Output Fast Read (3Bh) .....	22
7.9	Quad Output Fast Read (6Bh).....	23
7.10	Dual I/O Fast Read (BBh) .....	24
7.11	Quad I/O Fast Read (EBh) .....	24
7.12	Set Burst with Wrap (77h) .....	25
7.13	Page Program (PP) (02h).....	26
7.14	Quad Page Program (32h) .....	27
7.15	Sector Erase (SE) (20h).....	28
7.16	32KB Block Erase (BE32) (52h).....	29
7.17	64KB Block Erase (BE64) (D8h) .....	29
7.18	Chip Erase (CE) (60h/C7h).....	30
7.19	Set Read Parameters (C0h) .....	31
7.20	Read Manufacture ID/ Device ID (REMS) (90h) .....	31
7.21	Read Identification (RDID) (9Fh) .....	32
7.22	Read Unique ID (4Bh) .....	33
7.23	Erase Security Registers (44h) .....	34
7.24	Program Security Registers (42h) .....	34
7.25	Read Security Registers (48h) .....	35
7.26	Enable Reset (66h) and Reset (99h) .....	36
7.27	Burst Read with Wrap (0Ch) .....	37



7.28	Program/Erase Suspend (PES) (75h).....	37
7.29	Program/Erase Resume (PER) (7Ah).....	38
7.30	Deep Power-Down (DP) (B9h) .....	39
7.31	Release from Deep Power-Down and Read Device ID (RDI) (ABh).....	39
7.32	Enable QPI (38h) .....	41
7.33	Disable QPI (FFh).....	41
7.34	Read Serial Flash Discoverable Parameter (5Ah).....	41
<b>8</b>	<b>RPMC COMMANDS DESCRIPTION.....</b>	<b>43</b>
8.1	Command: Write Root Key Register .....	44
8.2	Command: Update HMAC Key Register .....	45
8.3	Command: Increment Monotonic Counter .....	46
8.4	Command: Request Monotonic Counter.....	47
8.5	Command: Read Data.....	48
8.6	Operations Allowed/Disallowed During RPMC Operation .....	49
<b>9</b>	<b>ELECTRICAL CHARACTERISTICS .....</b>	<b>51</b>
9.1	Power-Up/Down Timing .....	51
9.2	Initial Delivery State.....	51
9.3	Absolute Maximum Ratings.....	51
9.4	Capacitance Measurement Conditions.....	52
9.5	DC Characteristics .....	53
9.6	AC Characteristics .....	56
<b>10</b>	<b>ORDERING INFORMATION .....</b>	<b>62</b>
10.1	Valid Part Numbers.....	63
<b>11</b>	<b>PACKAGE INFORMATION.....</b>	<b>64</b>
11.1	Package SOP8 150MIL .....	64
11.2	Package WSON8 (6x5mm) .....	65
11.3	Package SOP8 208MIL .....	66
<b>12</b>	<b>REVISION HISTORY .....</b>	<b>67</b>

## 1 FEATURES


- ◆ 32M-bit Serial NOR Flash Memory
  - 4096K-Byte
  - 256 Bytes per programmable page
- ◆ Standard, Dual, Quad SPI, QPI
  - Standard SPI: SCLK, CS#, SI, SO,
  - Dual SPI: SCLK, CS#, IO0, IO1,
  - Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3
  - QPI: SCLK, CS#, IO0, IO1, IO2, IO3
- ◆ High Speed Clock Frequency
  - 104MHz for fast read with 30PF load
  - Dual I/O Data transfer up to 208Mbits/s
  - Quad I/O Data transfer up to 416Mbits/s
  - QPI Mode Data transfer up to 416Mbits/s
- ◆ Software Write Protection
  - Write protect all/portion of memory via software
  - Top/Bottom Block protection
- ◆ Endurance and Data Retention
  - Minimum 100,000 Program/Erase Cycles
  - 20-year data retention typical
- ◆ RPMC Function
  - Four 32-bit Monotonic Counters
  - Volatile HMAC Key Register
  - Non-volatile Root Key Register
- ◆ Fast Program/Erase Speed
  - Page Program time: 0.4ms typical
  - Sector Erase time: 40ms typical
  - Block Erase time: 0.15s/0.2s typical
  - Chip Erase time: 8s typical
- ◆ Flexible Architecture
  - Uniform Sector of 4K-Byte
  - Uniform Block of 32/64K-Byte
- ◆ Low Power Consumption
  - 11 $\mu$ A typical standby current
  - 2 $\mu$ A typical deep power down current
- ◆ Advanced Security Features
  - 128-bit Unique ID for each device
  - Serial Flash Discoverable parameters (SFDP) register
  - 3x1024-Byte Security Registers With OTP Locks
- ◆ Single Power Supply Voltage
  - Full voltage range: 1.65-2.0V
- ◆ Package Information
  - SOP8 150mil
  - WSON8 (6x5mm)
  - SOP8 208mil

## 2 GENERAL DESCRIPTIONS

The GD25LR32E (32M-bit) Serial NOR Flash supports the standard Serial Peripheral Interface (SPI), and the Dual/Quad SPI: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2, I/O3. The Dual I/O data is transferred with speed of 208Mbit/s, and the Quad I/O data is transferred with speed of 416Mbit/s.

### CONNECTION DIAGRAM AND PIN DESCRIPTION

**Figure 1. Connection Diagram for WSON8 package**




**Table 1. Pin Description for WSON8 Package**

Pin No.	Pin Name	I/O	Description
1	CS#	I	Chip Select Input
2	SO (IO1)	I/O	Data Output (Data Input Output 1)
3	IO2	I/O	Data Input Output 2
4	VSS		Ground
5	SI (IO0)	I/O	Data Input (Data Input Output 0)
6	SCLK	I	Serial Clock Input
7	IO3	I/O	Data Input Output 3
8	VCC		Power Supply

Note:

1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.
2. If IO2/IO3 is unused, it must be driven high by the host, or an external pull-up resistor must be placed on the PCB in order to avoid allowing IO2/IO3 input to float.

**Figure 2. Connection Diagram for SOP8 package**



**Table 2. Pin Description for SOP8 Package**


Pin No.	Pin Name	I/O	Description
1	CS#	I	Chip Select Input
2	SO (IO1)	I/O	Data Output (Data Input Output 1)
3	IO2	I/O	Data Input Output 2
4	VSS		Ground
5	SI (IO0)	I/O	Data Input (Data Input Output 0)
6	SCLK	I	Serial Clock Input
7	IO3	I/O	Data Input Output 3
8	VCC		Power Supply

Note:

1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.
2. If IO2/IO3 is unused, it must be driven high by the host, or an external pull-up resistor must be placed on the PCB in order to avoid allowing IO2/IO3 input to float.



**BLOCK DIAGRAM**



### 3 MEMORY ORGANIZATION

#### GD25LR32E

Each device has	Each block has	Each sector has	Each page has	
4M	64/32K	4K	256	Bytes
16K	256/128	16	-	pages
1K	16/8	-	-	sectors
64/128	-	-	-	blocks

#### UNIFORM BLOCK SECTOR ARCHITECTURE

##### GD25LR32E 64K Bytes Block Sector Architecture

Block	Sector	Address range	
63	1023	3FF000H	3FFFFFFH
	.....	.....	.....
	1008	3F0000H	3F0FFFFH
62	1007	3EF000H	3EFFFFFFH
	.....	.....	.....
	992	3E0000H	3E0FFFFH
.....	.....	.....	.....
	.....	.....	.....
	.....	.....	.....
.....	.....	.....	.....
	.....	.....	.....
	.....	.....	.....
2	47	02F000H	02FFFFFFH
	.....	.....	.....
	32	020000H	020FFFFH
1	31	01F000H	01FFFFFFH
	.....	.....	.....
	16	010000H	010FFFFH
0	15	00F000H	00FFFFFFH
	.....	.....	.....
	0	000000H	000FFFFH



## 4 DEVICE OPERATIONS

### 4.1 SPI Mode

#### Standard SPI

The GD25LR32E features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

#### Dual SPI

The GD25LR32E supports Dual SPI operation when using the “Dual Output Fast Read” and “Dual I/O Fast Read” (3Bh and BBh) commands. These commands allow data to be transferred to or from the device at twice the rate of the standard SPI. When using the Dual SPI commands, the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

#### Quad SPI

The GD25LR32E supports Quad SPI operation when using the “Quad Output Fast Read”, “Quad I/O Fast Read” (6Bh, EBh) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI commands, the SI and SO pins become bidirectional I/O pins: IO0 and IO1, in addition to IO2 and IO3 pins. For GD25LR32E, the QE bit is set to 1 as default and cannot be changed.

### 4.2 QPI Mode

The GD25LR32E supports Quad Peripheral Interface (QPI) operations only when the device is switched from Standard/Dual/Quad SPI mode to QPI mode using the “Enable the QPI (38h)” command. The QPI mode utilizes all four IO pins to input the command code. Standard/Dual/Quad SPI mode and QPI mode are exclusive. Only one mode can be active at any given times. “Enable the QPI (38h)” and “Disable the QPI (FFh)” commands are used to switch between these two modes. Upon power-up and after software reset using “Reset (99h)” command, the default state of the device is Standard/Dual/Quad SPI mode. For GD25LR32E, the QE bit is set to 1 as default and cannot be changed.

## 5 DATA PROTECTION

The GD25LR32E provide the following data protection methods:

- ◆ Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will return to reset by the following situation:  
-Power-Up / Software Reset (66h+99h)  
-Write Disable (WRDI)  
-Write Status Register (WRSR)  
-Page Program (PP)  
-Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)
- ◆ Software Protection Mode: The Block Protect bits (BP4-BP0) define the section of the memory array that can be read but not changed.
- ◆ Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command and Software Reset (66h+99h).
- ◆ Write Inhibit Voltage (VWI): Device would reset automatically when VCC is below a certain threshold VWI.

**Table 3. GD25LR32E Protected area size (CMP=0)**

Status Register Content					Memory Content			
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion
X	X	0	0	0	NONE	NONE	NONE	NONE
0	0	0	0	1	63	3F0000H-3FFFFFFH	64KB	Upper 1/64
0	0	0	1	0	62 to 63	3E0000H-3FFFFFFH	128KB	Upper 1/32
0	0	0	1	1	60 to 63	3C0000H-3FFFFFFH	256KB	Upper 1/16
0	0	1	0	0	56 to 63	380000H-3FFFFFFH	512KB	Upper 1/8
0	0	1	0	1	48 to 63	300000H-3FFFFFFH	1MB	Upper 1/4
0	0	1	1	0	32 to 63	200000H-3FFFFFFH	2MB	Upper 1/2
0	1	0	0	1	0	000000H-00FFFFH	64KB	Lower 1/64
0	1	0	1	0	0 to 1	000000H-01FFFFH	128KB	Lower 1/32
0	1	0	1	1	0 to 3	000000H-03FFFFH	256KB	Lower 1/16
0	1	1	0	0	0 to 7	000000H-07FFFFH	512KB	Lower 1/8
0	1	1	0	1	0 to 15	000000H-0FFFFFFH	1MB	Lower 1/4
0	1	1	1	0	0 to 31	000000H-1FFFFFFH	2MB	Lower 1/2
X	X	1	1	1	0 to 63	000000H-3FFFFFFH	4MB	ALL
1	0	0	0	1	63	3FF000H-3FFFFFFH	4KB	Top Block
1	0	0	1	0	63	3FE000H-3FFFFFFH	8KB	Top Block
1	0	0	1	1	63	3FC000H-3FFFFFFH	16KB	Top Block
1	0	1	0	X	63	3F8000H-3FFFFFFH	32KB	Top Block
1	0	1	1	0	63	3F8000H-3FFFFFFH	32KB	Top Block
1	1	0	0	1	0	000000H-000FFFH	4KB	Bottom Block
1	1	0	1	0	0	000000H-001FFFH	8KB	Bottom Block
1	1	0	1	1	0	000000H-003FFFH	16KB	Bottom Block
1	1	1	0	X	0	000000H-007FFFH	32KB	Bottom Block



1	1	1	1	0	0	000000H-007FFFFH	32KB	Bottom Block
---	---	---	---	---	---	------------------	------	--------------

**Table 4. GD25LR32E Protected area size (CMP=1)**

Status Register Content					Memory Content			
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion
X	X	0	0	0	ALL	000000H-3FFFFFFH	4MB	ALL
0	0	0	0	1	0 to 62	000000H-3EFFFFFFH	4032KB	Lower 63/64
0	0	0	1	0	0 to 61	000000H-3DFFFFFFH	3968KB	Lower 31/32
0	0	0	1	1	0 to 59	000000H-3BFFFFFFH	3840KB	Lower 15/16
0	0	1	0	0	0 to 55	000000H-37FFFFFFH	3584KB	Lower 7/8
0	0	1	0	1	0 to 47	000000H-2FFFFFFH	3MB	Lower 3/4
0	0	1	1	0	0 to 31	000000H-1FFFFFFH	2MB	Lower 1/2
0	1	0	0	1	1 to 63	010000H-3FFFFFFH	4032KB	Upper 63/64
0	1	0	1	0	2 to 63	020000H-3FFFFFFH	3968KB	Upper 31/32
0	1	0	1	1	4 to 63	040000H-3FFFFFFH	3840KB	Upper 15/16
0	1	1	0	0	8 to 63	080000H-3FFFFFFH	3584KB	Upper 7/8
0	1	1	0	1	16 to 63	100000H-3FFFFFFH	3MB	Upper 3/4
0	1	1	1	0	32 to 63	200000H-3FFFFFFH	2MB	Upper 1/2
X	X	1	1	1	NONE	NONE	NONE	NONE
1	0	0	0	1	0 to 63	000000H-3FEFFFFH	4092KB	L-1023/1024
1	0	0	1	0	0 to 63	000000H-3FDFFFFH	4088KB	L-511/512
1	0	0	1	1	0 to 63	000000H-3FBFFFFH	4080KB	L-255/256
1	0	1	0	X	0 to 63	000000H-3F7FFFFH	4064KB	L-127/128
1	0	1	1	0	0 to 63	000000H-3F7FFFFH	4064KB	L-127/128
1	1	0	0	1	0 to 63	001000H-3FFFFFFH	4092KB	U-1023/1024
1	1	0	1	0	0 to 63	002000H-3FFFFFFH	4088KB	U-511/512
1	1	0	1	1	0 to 63	004000H-3FFFFFFH	4080KB	U-255/256
1	1	1	0	X	0 to 63	008000H-3FFFFFFH	4064KB	U-127/128
1	1	1	1	0	0 to 63	008000H-3FFFFFFH	4064KB	U-127/128

## 6 STATUS REGISTER

**Table 5. Status Register-SR No.1**

No.	Name	Description	Note
S7	SRP0	Status Register Protection Bit	Non-volatile writable
S6	BP4	Block Protect Bit	Non-volatile writable
S5	BP3	Block Protect Bit	Non-volatile writable
S4	BP2	Block Protect Bit	Non-volatile writable
S3	BP1	Block Protect Bit	Non-volatile writable
S2	BP0	Block Protect Bit	Non-volatile writable
S1	WEL	Write Enable Latch	Volatile, read only
S0	WIP	Erase/Write In Progress	Volatile, read only

**Table 6. Status Register-SR No.2**

No.	Name	Description	Note
S15	SUS1	Erase Suspend Bit	Volatile, read only
S14	CMP	Complement Protect Bit	Non-volatile writable
S13	LB3	Security Register Lock Bit	Non-volatile writable (OTP)
S12	LB2	Security Register Lock Bit	Non-volatile writable (OTP)
S11	LB1	Security Register Lock Bit	Non-volatile writable (OTP)
S10	SUS2	Program Suspend Bit	Volatile, read only
S9	QE	Quad Enable Bit	QE = 1 permanently
S8	SRP1	Status Register Protection Bit	Non-volatile writable

The status and control bits of the Status Register are as follows:

### WIP bit

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0, means the device is not in program/erase/write status register progress.

### WEL bit

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted.

### BP4, BP3, BP2, BP1, BP0 bits

The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in Table 3&4) becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1, and BP0) bits are 0 and CMP=0 or the Block Protect (BP2, BP1, and

BP0) bits are 1 and CMP=1.

#### **SRP1, SRP0 bits**

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, power supply lock-down or one time programmable protection.

<b>SRP1</b>	<b>SRP0</b>	<b>Status Register</b>	<b>Description</b>
0	0	Software Protected	The Status Register can be written to after a Write Enable command, WEL=1.(Default)
1	0	Power Supply Lock-Down <sup>(1)(2)</sup>	Status Register is protected and cannot be written to again until the next Power-Down, Power-Up cycle, Software Reset (66h+99h).
1	1	One Time Program <sup>(2)</sup>	Status Register is permanently protected and cannot be written to.

NOTE:

1. When SRP1, SRP0= (1, 0), a Power-Down, Power-Up cycle, Software Reset (66h+99h) will change SRP1, SRP0 to (0, 0) state.
2. This feature is available on special order. Please contact GigaDevice for details.

#### **QE bit**

The Quad Enable (QE) bit is a non-volatile bit in the Status Register that allows Quad operation. The default value of QE bit is 1 and it cannot be changed, so that the IO2 and IO3 pins are enabled all the time.

#### **LB3, LB2, LB1 bits**

The LB3, LB2 and LB1 bits are non-volatile One Time Program (OTP) bits in Status Register (S13, S12 and S11) that provide the write protect control and status to the Security Registers. The default state of LB3, LB2 and LB1 bits are 0, the security registers are unlocked. The LB3, LB2 and LB1 bits can be set to 1 individually using the Write Register instruction. The LB3, LB2 and LB1 bits are One Time Programmable, once they are set to 1, the Security Registers will become read-only permanently.

#### **CMP bit**

The CMP bit is a non-volatile Read/Write bit in the Status Register (S14). It is used in conjunction with the BP4-BP0 bits to provide more flexibility for the array protection. Please see the Status registers Memory Protection table for details. The default setting is CMP=0.

#### **SUS1, SUS2 bits**

The SUS1 and SUS2 bits are read only bits in the status register (S15 and S10) that are set to 1 after executing an Erase/Program Suspend (75h) command (The Erase Suspend will set the SUS1 bit to 1, and the Program Suspend will set the SUS2 bit to 1). The SUS1 and SUS2 bits are cleared to 0 by Erase/Program Resume (7Ah) command, software reset (66h+99h) command, as well as a power-down, power-up cycle.

## 7 COMMAND DESCRIPTIONS

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-byte command code must be shifted in to the device, with most significant bit first on SI, and each bit is latched on the rising edges of SCLK.

Every command sequence starts with a one-byte command code. Depending on the command, this might be followed by address bytes, or by data bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been completed. For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. All read instruction can be completed after any bit of the data-out sequence is being shifted out, and then CS# must be driven high to return to deselected status.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a byte boundary, otherwise the command is rejected, and is not executed. That is CS# must be driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

**Table 7. Commands (Standard/Dual/Quad SPI)**

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8	Byte 9
Write Enable	06h								
Write Disable	04h								
Read Status Register-1	05h	(S7-S0)	(cont.)						
Read Status Register-2	35h	(S15-S8)	(cont.)						
Write Status Register-1&2	01h	S7-S0	S15-S8						
Volatile SR write Enable	50h								
Read Data	03h	A23-A16	A15-A8	A7-A0	(D7-D0)	(cont.)			
Fast Read	0Bh	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(cont.)		
Dual Output Fast Read	3Bh	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) <sup>(1)</sup>	(cont.)		
Quad Output Fast Read	6Bh	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) <sup>(2)</sup>	(cont.)		
Dual I/O Fast Read	BBh	A23-A16 <sup>(3)</sup>	A15-A8 <sup>(3)</sup>	A7-A0 <sup>(3)</sup>	M7-M0 <sup>(4)</sup>	(D7-D0) <sup>(1)</sup>	(cont.)		
Quad I/O Fast Read	EBh	A23-A16 <sup>(5)</sup>	A15-A8 <sup>(5)</sup>	A7-A0 <sup>(5)</sup>	M7-M0 <sup>(6)</sup>	dummy	dummy	(D7-D0) <sup>(2)</sup>	(cont.)
Set Burst with Wrap	77h	dummy <sup>(7)</sup>	dummy <sup>(7)</sup>	dummy <sup>(7)</sup>	W7-W0 <sup>(7)</sup>				
Page Program	02h	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte			
Quad Page Program	32h	A23-A16	A15-A8	A7-A0	D7-D0 <sup>(8)</sup>	Next Byte			
Sector Erase	20h	A23-A16	A15-A8	A7-A0					
Block Erase (32K)	52h	A23-A16	A15-A8	A7-A0					
Block Erase (64K)	D8h	A23-A16	A15-A8	A7-A0					



Chip Erase	C7/60h								
Read Manufacturer/ Device ID	90h	00H	00H	00H	(MID7- MID0)	(ID7-ID0)	(cont.)		
Read Identification	9Fh	(MID7- MID0)	(ID15-ID8)	(ID7-ID0)	(cont.)				
Read Unique ID	4Bh	00H	00H	00H	dummy	(UID7- UID0)	(cont.)		
Erase Security Registers <sup>(9)</sup>	44h	A23-A16	A15-A8	A7-A0					
Program Security Registers <sup>(9)</sup>	42h	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte			
Read Security Registers <sup>(9)</sup>	48h	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(cont.)		
Enable Reset	66h								
Reset	99h								
Program/Erase Suspend	75h								
Program/Erase Resume	7Ah								
Deep Power-Down	B9h								
Release From Deep Power-Down	ABh								
Release From Deep Power-Down and Read Device ID	ABh	dummy	dummy	dummy	(ID7-ID0)	(cont.)			
Enable QPI	38h								
Read Serial Flash Discoverable Parameter	5Ah	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(cont.)		

**Table 8. Commands (QPI)**

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
Clock Number	(0,1)	(2,3)	(4,5)	(6,7)	(8,9)	(10,11)	(12,13)	(14,15)
Write Enable	06h							
Write Disable	04h							
Read Status Register-1	05h	(S7-S0)						
Read Status Register-2	35h	(S15-S8)						
Write Status Register-1&2	01h	S7-S0	S15-S8					
Volatile SR Write Enable	50h							
Fast Read	0Bh	A23-A16	A15-A8	A7-A0	dummy	dummy	(D7-D0)	(cont.)
Quad I/O Fast Read	EBh	A23-A16	A15-A8	A7-A0	M7-M0	dummy	(D7-D0)	(cont.)
Page Program	02h	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte		



Sector Erase	20h	A23-A16	A15-A8	A7-A0				
Block Erase (32K)	52h	A23-A16	A15-A8	A7-A0				
Block Erase (64K)	D8h	A23-A16	A15-A8	A7-A0				
Chip Erase	C7/60h							
Set Read Parameters	C0h	P7-P0						
Manufacturer/Device ID	90h	dummy	dummy	00H	(MID7-MID0)	(ID7-ID0)	(cont.)	
Read Identification	9Fh	(MID7-MID0)	(ID15-ID8)	(ID7-ID0)	(cont.)			
Enable Reset	66h							
Reset	99h							
Burst Read with Wrap	0Ch	A23-A16	A15-A8	A7-A0	dummy	dummy	(D7-D0)	(cont.)
Program/Erase Suspend	75h							
Program/Erase Resume	7Ah							
Deep Power-Down	B9h							
Release From Deep Power-Down	ABh							
Release From Deep Power-Down, And Read Device ID	ABh	dummy	dummy	dummy	(ID7-ID0)	(cont.)		
Disable QPI	FFH							
Read Serial Flash Discoverable Parameter	5Ah	A23-A16	A15-A8	A7-A0	dummy	dummy	(D7-D0)	(cont.)

**Note:**

**1. Dual Output data**

IO0 = (D6, D4, D2, D0)

IO1 = (D7, D5, D3, D1)

**2. Quad Output Data**

IO0 = (D4, D0, ...)

IO1 = (D5, D1, ...)

IO2 = (D6, D2, ...)

IO3 = (D7, D3, ...)

**3. Dual Input Address**

IO0 = A22, A20, A18, A16, A14, A12, A10, A8      A6, A4, A2, A0

IO1 = A23, A21, A19, A17, A15, A13, A11, A9      A7, A5, A3, A1

**4. Dual Input Mode bit**

IO0 = M6, M4, M2, M0

IO1 = M7, M5, M3, M1

**5. Quad Input Address**

IO0 = A20, A16, A12, A8,    A4, A0

IO1 = A21, A17, A13, A9,    A5, A1

IO2 = A22, A18, A14, A10, A6, A2



IO3 = A23, A19, A15, A11, A7, A3

6. Quad Input Mode bit

IO0 = M4, M0

IO1 = M5, M1

IO2 = M6, M2

IO3 = M7, M3

7. Dummy bits and Wrap Bits

IO0 = (x, x, x, x, x, x, W4, x)

IO1 = (x, x, x, x, x, x, W5, x)

IO2 = (x, x, x, x, x, x, W6, x)

IO3 = (x, x, x, x, x, x, x, x)

8. Quad Output Data

IO0 = D4, D0, ...

IO1 = D5, D1, ...

IO2 = D6, D2, ...

IO3 = D7, D3, ...

9. Security Registers Address

Security Register1: A23-A16=00H, A15-A12=1H, A11-A10 = 00b, A9-A0= Byte Address;

Security Register2: A23-A16=00H, A15-A12=2H, A11-A10 = 00b, A9-A0= Byte Address;

Security Register3: A23-A16=00H, A15-A12=3H, A11-A10 = 00b, A9-A0= Byte Address;

10. QPI Command, Address, Data input/output format:

CLK #0	1	2	3	4	5	6	7	8	9	10	11
IO0=	C4, C0,	A20, A16,	A12, A8,	A4, A0,	D4, D0,	D4, D0,					
IO1=	C5, C1,	A21, A17,	A13, A9,	A5, A1,	D5, D1,	D5, D1,					
IO2=	C6, C2,	A22, A18,	A14, A10,	A6, A2,	D6, D2,	D6, D2,					
IO3=	C7, C3,	A23, A19,	A15, A11,	A7, A3,	D7, D3,	D7, D3,					

## TABLE OF ID DEFINITIONS

### GD25LR32E


Operation Code	MID7-MID0	ID15-ID8	ID7-ID0
9Fh	C8	60	16
90h	C8		15
ABh			15

## 7.1 Write Enable (WREN) (06h)


The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Quad Page Program (QPP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR) and Erase/Program Security Registers command.

The Write Enable (WREN) command sequence: CS# goes low → sending the Write Enable command → CS# goes high.

**Figure 3. Write Enable Sequence Diagram (SPI)**



**Figure 4. Write Enable Sequence Diagram (QPI)**



## 7.2 Write Disable (WRDI) (04h)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit may be set to 0 by issuing the Write Disable (WRDI) command to disable Page Program (PP), Quad Page Program (QPP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR), that require WEL be set to 1 for execution. The WRDI command can be used by the user to protect memory areas against inadvertent writes that can possibly corrupt the contents of the memory. The WRDI command is ignored during an embedded operation while WIP bit =1.

The WEL bit is reset by following condition: Write Disable command (WRDI), Power-up, and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase and Chip Erase commands.

The Write Disable command sequence: CS# goes low → Sending the Write Disable command → CS# goes high.

**Figure 5. Write Disable Sequence Diagram (SPI)**





Figure 6. Write Disable Sequence Diagram (QPI)



### 7.3 Read Status Register (RDSR) (05h/35h)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write in Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code "05h" / "35h", the SO will output Status Register bits S7~S0 / S15~S8.

Figure 7. Read Status Register Sequence Diagram (SPI)





Figure 8. Read Status Register Sequence Diagram (QPI)




### 7.4 Write Status Register (WRSR) (01h)

The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).


The Write Status Register (WRSR) command has no effect on S15, S10, S9, S1 and S0 of the Status Register. CS# must be driven high after the eighth or sixteen bit of the data byte has been latched in. Otherwise, the Write Status Register (WRSR) command is not executed. If CS# is driven high after eighth bit of the data byte, the alterable bits in Status Register-2 (S15~S8) will be cleared to 0. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is  $t_w$ ) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1 and BP0) bits, to define the size of the area that is to be treated as read-only.

**Figure 9. Write Status Register Sequence Diagram (SPI)**




**Figure 10. Write Status Register Sequence Diagram (QPI)**




## 7.5 Write Enable for Volatile Status Register (50h)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command and any other commands can't be inserted between them. Otherwise, Write Enable for Volatile Status Register will be cleared. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.

**Figure 11. Write Enable for Volatile Status Register Sequence Diagram (SPI)**




**Figure 12. Write Enable for Volatile Status Register Sequence Diagram (QPI)**



## 7.6 Read Data Bytes (READ) (03h)

The Read Data Bytes (READ) command is followed by a 3-byte address (A23-A0), and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency  $f_R$ , on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

**Figure 13. Read Data Bytes Sequence Diagram**



## 7.7 Read Data Bytes at Higher Speed (Fast Read) (0Bh)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-byte address (A23-A0) and a dummy byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency  $f_C$ , on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

The Fast Read command is also supported in QPI mode. In QPI mode, the number of dummy clocks is configured by the "Set Read Parameters (C0h)" command to accommodate a wide range application with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P5,P4 setting, the number of dummy clocks can be configured.

Figure 14. Read Data Bytes at Higher Speed Sequence Diagram (SPI)





Figure 15. Read Data Bytes at Higher Speed Sequence Diagram (QPI)




## 7.8 Dual Output Fast Read (3Bh)

The Dual Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO.

The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.


Figure 16. Dual Output Fast Read Sequence Diagram



## 7.9 Quad Output Fast Read (6Bh)

The Quad Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

Figure 17. Quad Output Fast Read Sequence Diagram




## 7.10 Dual I/O Fast Read (BBh)

The Dual I/O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input the 3-byte address (A23-A0) and a "Continuous Read Mode" byte 2-bit per clock by SI and SO, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

**"Continuous Read Mode" bits must NOT be set as (M5-4) = (1, 0)**

Figure 18. Dual I/O Fast Read Sequence Diagram ((M5-4) ≠ (1, 0))



Note:

1. M5-4 must **not** be set as (1, 0).

## 7.11 Quad I/O Fast Read (EBh)


The Quad I/O Fast Read command is similar to the Quad Output Fast Read command but with the capability to input the 3-byte address (A23-A0) and a "Continuous Read Mode" byte and 4-dummy clock (4-bit per clock) by IO0, IO1, IO2, IO3, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO0, IO1, IO2, IO3. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

The Quad I/O Fast Read command is also supported in QPI mode. In QPI mode, the number of dummy clocks is configured by the "Set Read Parameters (C0h)" command to accommodate a wide range application with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P5~P4 setting, the number of dummy clocks can be configured. To reach the maximum frequency, the device must be set in QPI mode with most dummy clocks. In QPI mode, the "Continuous Read Mode" bits M7-M0 are also considered as dummy clocks. "Continuous Read Mode" feature is not available in QPI mode for Quad I/O Fast Read command. "Wrap Around" feature is not available in QPI mode for Quad I/O Fast Read command. To perform a read operation with fixed data length wrap around in QPI mode, a dedicated "Burst Read with Wrap" (0Ch) command must be used.

**"Continuous Read Mode" bits must NOT be set as (M5-4) = (1, 0)**




Figure 19. Quad I/O Fast Read Sequence Diagram ((M5-4) ≠ (1, 0), SPI)



Note:

1. M5-4 must **not** be set as (1, 0).

Figure 20. Quad I/O Fast Read Sequence Diagram ((M5-4) ≠ (1, 0), QPI)



Note:

1. M5-4 must **not** be set as (1, 0).

### Quad I/O Fast Read with “8/16/32/64-Byte Wrap Around” in Standard SPI mode

The Quad I/O Fast Read command can be used to access a specific portion within a page by issuing “Set Burst with Wrap” (77h) commands prior to EBh. The “Set Burst with Wrap” (77h) command can either enable or disable the “Wrap Around” feature for the following EBh commands. When “Wrap Around” is enabled, the data being accessed can be limited to either an 8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The “Set Burst with Wrap” command allows three “Wrap Bits” W6-W4 to be set. The W4 bit is used to enable or disable the “Wrap Around” operation while W6-W5 is used to specify the length of the wrap around section within a page.

## 7.12 Set Burst with Wrap (77h)

The Set Burst with Wrap command is used in conjunction with “Quad I/O Fast Read” command to access a fixed length of 8/16/32/64-byte section within a 256-byte page, in standard SPI mode.

The Set Burst with Wrap command sequence: CS# goes low → Send Set Burst with Wrap command → Send 24 dummy




bits → Send 8 bits “Wrap bits” → CS# goes high.

W6,W5	W4=0		W4=1 (default)	
	Wrap Around	Wrap Length	Wrap Around	Wrap Length
0, 0	Yes	8-byte	No	N/A
0, 1	Yes	16-byte	No	N/A
1, 0	Yes	32-byte	No	N/A
1, 1	Yes	64-byte	No	N/A

If the W6-W4 bits are set by the Set Burst with Wrap command, all the following “Quad I/O Fast Read” command will use the W6-W4 setting to access the 8/16/32/64-byte section within any page. To exit the “Wrap Around” function and return to normal read operation, another Set Burst with Wrap command should be issued to set W4=1.

**Figure 21. Set Burst with Wrap Sequence Diagram**



### 7.13 Page Program (PP) (02h)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address bytes and at least one data byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low → sending Page Program command → 3-byte address on SI → at least 1 byte data on SI → CS# goes high. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Page Program (PP) command is not executed.


As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is  $t_{PP}$ ) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1 and BP0)




is not executed.

**Figure 22. Page Program Sequence Diagram (SPI)**



**Figure 23. Page Program Sequence Diagram (QPI)**



## 7.14 Quad Page Program (32h)


The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The quad Page Program command is entered by driving CS# Low, followed by the command code (32h), three address bytes and at least one data byte on IO pins.

If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Quad Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is  $t_{PP}$ ) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1 and BP0) is not executed.

**Figure 24. Quad Page Program Sequence Diagram**




## 7.15 Sector Erase (SE) (20h)


The Sector Erase (SE) command is for erasing the all data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3-address byte on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low → sending Sector Erase command → 3-byte address on SI → CS# goes high. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is  $t_{SE}$ ) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1 and BP0) bit is not executed.

**Figure 25. Sector Erase Sequence Diagram (SPI)**



**Figure 26. Sector Erase Sequence Diagram (QPI)**




## 7.16 32KB Block Erase (BE32) (52h)


The 32KB Block Erase command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 32KB Block Erase command. CS# must be driven low for the entire duration of the sequence.

The 32KB Block Erase command sequence: CS# goes low → sending 32KB Block Erase command → 3-byte address on SI → CS# goes high. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 32KB Block Erase command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is  $t_{BE1}$ ) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1 and BP0) bits is not executed.

**Figure 27. 32KB Block Erase Sequence Diagram (SPI)**



**Figure 28. 32KB Block Erase Sequence Diagram (QPI)**



## 7.17 64KB Block Erase (BE64) (D8h)

The 64KB Block Erase command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 64KB Block Erase command. CS# must be driven low for the entire duration of the sequence.

The 64KB Block Erase command sequence: CS# goes low → sending 64KB Block Erase command → 3-byte address on SI → CS# goes high. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 64KB Block Erase command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is  $t_{BE2}$ ) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1 and BP0) bits is not executed.

Figure 29. 64KB Block Erase Sequence Diagram (SPI)





Figure 30. 64KB Block Erase Sequence Diagram (QPI)




## 7.18 Chip Erase (CE) (60h/C7h)


The Chip Erase (CE) command is for erasing the all data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence.

The Chip Erase command sequence: CS# goes low → sending Chip Erase command → CS# goes high. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is  $t_{CE}$ ) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1 and BP0) bits are 0 and CMP=0 or the Block Protect (BP2, BP1 and BP0) bits are 1 and CMP=1. The Chip Erase (CE) command is ignored if one or more sectors are protected.

Figure 31. Chip Erase Sequence Diagram (SPI)



**Figure 32. Chip Erase Sequence Diagram (QPI)**




## 7.19 Set Read Parameters (C0h)

In QPI mode the “Set Read Parameters (C0h)” command can be used to configure the number of dummy clocks for “Fast Read (0Bh)”, “Quad I/O Fast Read (EBh)” and “Burst Read with Wrap (0Ch)” command, and to configure the number of bytes of “Wrap Length” for the “Burst Read with Wrap (0Ch)” command. The “Wrap Length” is set by W5-6 bit in the “Set Burst with Wrap (77h)” command. This wrap setting will remain unchanged when the device is switched from Standard SPI mode to QPI mode.

P5-P4	Dummy Clocks	Maximum Read Freq.	P1-P0	Wrap Length
0 0(default)	4	80MHz	0 0(default)	8-byte
0 1	4	80MHz	0 1	16-byte
1 0	6	104MHz	1 0	32-byte
1 1	8	104MHz	1 1	64-byte

Note: Default from power up or reset

**Figure 33. Set Read Parameters command Sequence Diagram**




## 7.20 Read Manufacture ID/ Device ID (REMS) (90h)


The Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code “90h” followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first.

**Figure 34. Read Manufacture ID/ Device ID Sequence Diagram (SPI)**



**Figure 35. Read Manufacture ID/ Device ID Sequence Diagram (QPI)**




## 7.21 Read Identification (RDID) (9Fh)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte. The Read Identification (RDID) command while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.


The device is first selected by driving CS# low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit device identification, stored in the memory. Each bit is shifted out on the falling edge of Serial Clock. The Read Identification (RDID) command is terminated by driving CS# high at any time during data output. When CS# is driven high, the device is in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.



**Figure 36. Read Identification ID Sequence Diagram (SPI)**



**Figure 37. Read Identification ID Sequence Diagram (QPI)**




## 7.22 Read Unique ID (4Bh)

The Read Unique ID command accesses a factory-set read-only 128bit number that is unique to each device. The Unique ID can be used in conjunction with user software methods to help prevent copying or cloning of a system.

The Read Unique ID command sequence: CS# goes low → sending Read Unique ID command → 3-Byte Address (000000H) → Dummy Byte → 128bit Unique ID Out → CS# goes high.

**Figure 38. Read Unique ID Sequence Diagram**



## 7.23 Erase Security Registers (44h)


The GD25LR32E provides 3x1024-Byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low → sending Erase Security Registers command → 3-byte address on SI → CS# goes high. The command sequence is shown below. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is  $t_{SE}$ ) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit (LB1, LB2, LB3) in the Status Register can be used to OTP protect the security registers. Once the LB bit is set to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored.

Address	A23-16	A15-12	A11-10	A9-0
Security Register #1	00H	0001b	00b	Don't care
Security Register #2	00H	0010b	00b	Don't care
Security Register #3	00H	0011b	00b	Don't care

**Figure 39. Erase Security Registers command Sequence Diagram**



## 7.24 Program Security Registers (42h)


The Program Security Registers command is similar to the Page Program command. Each security register contains four pages content. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42h), three address bytes and at least one data byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is  $t_{PP}$ ) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

If the Security Registers Lock Bit (LB1, LB2, LB3) is set to 1, the Security Registers will be permanently locked. Program Security Registers command will be ignored.

Address	A23-16	A15-12	A11-10	A9-0
Security Register #1	00H	0001b	00b	Byte Address

<b>Security Register #2</b>	00H	0010b	00b	Byte Address
<b>Security Register #3</b>	00H	0011b	00b	Byte Address

**Figure 40. Program Security Registers command Sequence Diagram**




## 7.25 Read Security Registers (48h)

The Read Security Registers command is similar to Fast Read command. The command is followed by a 3-byte address (A23-A0) and a dummy byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency  $f_c$ , on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. Once the A9-0 address reaches the last byte of the register (Byte 3FFH), it will reset to 000H, the command is completed by driving CS# high.

Address	A23-16	A15-12	A11-10	A9-0
<b>Security Register #1</b>	00H	0001b	00b	Byte Address
<b>Security Register #2</b>	00H	0010b	00b	Byte Address
<b>Security Register #3</b>	00H	0011b	00b	Byte Address

**Figure 41. Read Security Registers command Sequence Diagram**



## 7.26 Enable Reset (66h) and Reset (99h)

If the Reset command is accepted, any on-going internal operation will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status (WEL), Program/Erase Suspend status, Read Parameter setting (P7-P0), Deep Power Down Mode, Continuous Read Mode bit setting (M7-M0) and Wrap Bit Setting (W6-W4).

The “Enable Reset (66h)” and the “Reset (99h)” commands can be issued in either SPI or QPI mode. The “Enable Reset (66h)” and “Reset (99h)” command sequence as follow: CS# goes low → Sending Enable Reset command → CS# goes high → CS# goes low → Sending Reset command → CS# goes high. Once the Reset command is accepted by the device, the device will take approximately  $t_{RST}/t_{RST\_E}$  to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the WIP bit and the SUS1/SUS2 bit in Status Register before issuing the Reset command sequence.

**Figure 42. Enable Reset and Reset command Sequence Diagram (SPI)**






Figure 43. Enable Reset and Reset command Sequence Diagram (QPI)



## 7.27 Burst Read with Wrap (0Ch)

The “Burst Read with Wrap (0Ch)” command provides an alternative way to perform the read operation with “Wrap Around” in QPI mode. This command is similar to the “Fast Read (0Bh)” command in QPI mode, except the addressing of the read operation will “Wrap Around” to the beginning boundary of the “Wrap Around” once the ending boundary is reached. The “Wrap Length” and the number of dummy clocks can be configured by the “Set Read Parameters (C0h)” command.

Figure 44. Burst Read with Wrap command Sequence Diagram



## 7.28 Program/Erase Suspend (PES) (75h)

The Program/Erase Suspend command “75h”, allows the system to interrupt a page program or sector/block erase operation and then read data from any other sector or block. The Write Status Register command (01h) and Erase/Program Security Registers command (44h, 42h) and Erase commands (20h, 52h, D8h, C7h, 60h) and Page Program command (02h, 32h) are not allowed during Program suspend. The Write Status Register command (01h) and Erase Security Registers command (44h) and Erase commands (20h, 52h, D8h, C7h, 60h) are not allowed during Erase suspend. Program/Erase Suspend is valid only during the page program or sector/block erase operation. A maximum of time of “tsus” (See AC Characteristics) is required to suspend the program/erase operation.

The Program/Erase Suspend command will be accepted by the device only if the SUS1/SUS2 bit in the Status Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-going. If the SUS1/SUS2 bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the device. The WIP bit will be cleared from 1 to 0 within “tsus” and the SUS1/SUS2 bit will be set from 0 to 1 immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and release the suspend state.

Figure 45. Program/Erase Suspend Sequence Diagram (SPI)





Figure 46. Program/Erase Suspend Sequence Diagram (QPI)



## 7.29 Program/Erase Resume (PER) (7Ah)

The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a Program/Erase Suspend command. The Program/Erase command will be accepted by the device only if the SUS1/SUS2 bit equal to 1 and the WIP bit equal to 0. After issued the SUS1/SUS2 bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active.

Figure 47. Program/Erase Resume Sequence Diagram (SPI)





Figure 48. Program/Erase Resume Sequence Diagram (QPI)




### 7.30 Deep Power-Down (DP) (B9h)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down and Read Device ID (RDI) command or software reset command. The Release from Deep Power-Down and Read Device ID (RDI) command releases the device from Deep Power-Down mode, also allows the Device ID of the device to be output on SO.


The Deep Power-Down Mode automatically stops at Power-Down, and the device always in the Standby Mode after Power-Up.

The Deep Power-Down command sequence: CS# goes low → sending Deep Power-Down command → CS# goes high. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of  $t_{DP}$  before the supply current is reduced to  $I_{CC2}$  and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

**Figure 49. Deep Power-Down Sequence Diagram (SPI)**



**Figure 50. Deep Power-Down Sequence Diagram (QPI)**



### 7.31 Release from Deep Power-Down and Read Device ID (RDI) (ABh)

The Release from Power-Down and Read Device ID command is a multi-purpose command. It can be used to release the device from the Power-Down state or obtain the devices electronic identification (ID) number.

To release the device from the Power-Down state, the command is issued by driving the CS# pin low, shifting the instruction code "ABh" and driving CS# high. Release from Power-Down will take the time duration of  $t_{RES1}$  (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the  $t_{RES1}$  time duration.


When used only to obtain the Device ID while not in the Power-Down state, the command is initiated by driving the CS# pin low and shifting the instruction code "ABh" followed by 3-dummy byte. The Device ID bits are then shifted out on the falling edge of SCLK with most significant bit (MSB) first. The Device ID value is listed in Manufacturer and Device




Identification table. The Device ID can be read continuously. The command is completed by driving CS# high.

When used to release the device from the Power-Down state and obtain the Device ID, the command is the same as previously described, except that after CS# is driven high it must remain high for a time duration of  $t_{RES2}$  (See AC Characteristics). After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down / Device ID command is issued while an Erase, Program or Write cycle is in process (when WIP equals 1) the command is ignored and will not have any effects on the current cycle.


**Figure 51. Release Power-Down Sequence Diagram (SPI)**




**Figure 52. Release Power-Down Sequence Diagram (QPI)**



**Figure 53. Release Power-Down/Read Device ID Sequence Diagram (SPI)**



**Figure 54. Release Power-Down/Read Device ID Sequence Diagram (QPI)**






### 7.32 Enable QPI (38h)

The GD25LR32E supports both Standard/Dual/Quad SPI and QPI mode. The “Enable QPI (38h)” command can switch the device from SPI mode to QPI mode. In order to switch the device to QPI mode “Enable QPI (38h)” command must be issued. When the device is switched from SPI mode to QPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.


**Figure 55. Enable QPI mode command Sequence Diagram**



### 7.33 Disable QPI (FFh)

To exit the QPI mode and return to Standard/Dual/Quad SPI mode, the “Disable QPI (FFh)” command must be issued. When the device is switched from QPI mode to SPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.


**Figure 56. Disable QPI mode command Sequence Diagram**




### 7.34 Read Serial Flash Discoverable Parameter (5Ah)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI. SFDP is a standard of JEDEC Standard No.216B.

**Figure 57. Read Serial Flash Discoverable Parameter command Sequence Diagram**



**Figure 58. Read Serial Flash Discoverable Parameter command Sequence Diagram (QPI)**



**Table 9. Signature and Parameter Identification Data Values (Please contact GigaDevice for Details)**

## 8 RPMC COMMANDS DESCRIPTION

**Table 10. Replay Protected Monotonic Counter (RPMC) Commands**

Function	Opcode Phase 8 bits	Payload Phase Max 512 Bits		Comment
		Byte#	Field Description	
Command: Write Root Key Register	OP1	1 2 3 4-35 36-63	CmdType[7:0] = 00H CounterAddr[7:0] = 8 Bits Reserved[7:0] = 8 Bits RootKey[255:0] = 256 Bits TruncatedSign[223:0] = 224 Bits	OP1 + Payload phase driven by host controller. Root Key Register is written only once.
Command: Update HMAC Key Register	OP1	1 2 3 4-7 8-39	CmdType[7:0] = 01h CounterAddr[7:0] = 8 Bits Reserved[7:0] = 8 Bits KeyData[31:0] = 32 Bits, Signature[255:0] = 256 Bits	OP1 + Payload phase is Issued by host controller on every power up to initialize HMAC Key Register.
Command: Increment Monotonic Counter	OP1	1 2 3 4-7 8-39	CmdType[7:0] = 02h CounterAddr[7:0] = 8 Bits Reserved[7:0] = 8 Bits CounterData[31:0] = 32 Bits, Signature[255:0] = 256 Bits	OP1 + Payload Phase is Issued by host controller during runtime to increment the counter.
Command: Request Monotonic Counter	OP1	1 2 3 4-15 16-47	CmdType[7:0] = 03h CounterAddr[7:0] = 8 Bits Reserved[7:0] = 8 Bits Tag [95:0] = 96 Bits Signature[255:0] = 256 Bits	OP1 + Payload Phase is Issued by host controller during runtime to request counter data
Command: Read Data	OP2	2 3-14 15-18 19-50	ExtendedStatus[7:0] = 8 Bits Tag[95:0] = 96 Bits CounterData[31:0] = 32 Bits Signature[255:0] = 256 Bits	OP2 is issued by Host Controller generally after an OP1. SPI Flash device responds with the Payload phase to return Extended Status and counter data.

All individual fields are Byte wide fields. For a multi-byte field, Most Significant Byte is issued first; Least Significant Byte is issued last. Within a Byte, Most Significant Bit is issued first; Least Significant Bit is issued last. CmdType is always the first byte issued after OP1 commands. OP2 delay is the same as Fast Read Command delay which is 8 dummy bits.

**Table 11. OP1 and OP2 are defined for 1-1-1 mode.**

Byte #	0	1	2	3	4	5	6	...	..	..
Name	OP1	CmdType	Counter Address	As defined in the table above						
Name	OP2	8 Dummy clocks	Extended Status[7:0]	As defined in the table above						

After an OP1 command is received, the SPI Flash will indicate status busy indication using either the status register or extended status register as defined below.


**Table 12. Extended Status Register Definition**

Extended Status[7:0]	Applicable CmdType(s)	Description
00000000	-	Power On State (OP2 issued directly after power-up).
10000000	00,01,02,03	This status is set on successful completion (no errors) of OP1 command.
0xxxxxx1	00,01,02,03,04-0FF	This bit is set to 1, when device is busy executing OP1 command. It is reset to 0 when OP1 command execution is done.
0xxxxx1x	00,01	This bit is set only when the correct payload size is received. When cmdtype = 0, this error bit must be set on Root Key Register Overwrite or Counter Address out of range or Truncated Signature mis-match error. For cmdtype = 01 this bit is set when the corresponding monotonic counter is uninitialized
0xxxx1xx	00,01,02,03	This bit is set on Signature Mismatch, Counter Address out of range when correct payload size is received; or Cmdtype is out of range; or incorrect payload size is received.
0xxx1xxx	02,03	This bit is set on HMAC Key Register or monotonic counter uninitialized on previous OP1 command when correct payload size is received
0xx1xxxx	02	This bit is set on Counter Data Mismatch on previous increment when correct payload size is received
0x1xxxxx	-	Fatal Error. It is set when no valid counter is found after initialization.
Current value		Extended status register will not be updated until first 8 bits of OP1 is received. The correct error type is reflected for any OP1 operation that exceeds a minimum of 16 clocks with active chip-select.

## 8.1 Command: Write Root Key Register

This command is used to initialize the Root Key Register corresponding to the received Counter Address with the received Root Key. It is suggested to be used in an OEM manufacturing environment when the SPI Flash Controller and SPI Flash are powered together for the first time.

**Figure 59. Write Root Key Register Sequence Diagram**



Truncated signature field is the same as least significant 224 bits of HMAC-SHA-256 based signature computed based on

received input parameters:

- HMAC message[31:0] = (OpCode[7:0], CmdType[7:0], CounterAddr[7:0], Reserved[7:0])
- HMAC Key[255:0] = Root\_Key[255:0]

If Root Key != 256'HFF..FF then this command can be executed one time. If the received transaction is error free SPI Flash device successfully executes the command and posts "successful completion" extended status.

Root Key Register Write with root key is = 256'HFF...FF can be used as a temporary key.

If the received transaction has errors the SPI Flash does not execute the transaction and posts the corresponding error in extended status.


**Table 13. Expected Extended Status [7:0] results**

Extended Status[7:0]	Applicable CmdType(s)	Description
10000000	00	Successful completion
0xxxxxx1	00	If Busy_Polling_Method bit in SFDP table is zero, then this bit must be set to 1, when device is busy executing command. It is reset to 0 when OP1 command execution is done. If Busy_Polling_Method bit in SFDP table is one, then this bit is ignored by the controller.
0xxxxx1x	00	This bit is only set when correct payload size is received. It is set on Root Key Register Overwrite or Counter Address is out of range or when there is a truncated signature mismatch error
0xxxx1xx	00	This bit is set when incorrect payload size is received.

## 8.2 Command: Update HMAC Key Register

This command is used by the SPI Flash Controller to update the HMAC-Key register corresponding to the received Counter Address with a new HMAC key calculated based on received input. This command must be issued on every power cycle event on the interface. The HMAC key storage is volatile.

**Figure 60. Update HMAC Key Register Sequence Diagram**



Signature matches the HMAC-SHA-256 based signature computed based on received input parameters. This command performs two HMAC-SHA-256 operations.

- HMAC-SHA-256 Operation 1 Output = HMAC\_Storage[255:0]
  - HMAC Message[31:0] = KeyData[31:0]
  - HMAC Key[255:0] = Root\_Key\_Register[CounterAddr][255:0]

- HMAC-SHA-256 Operation 2 Output = HMAC-SHA-256 based signature[255:0]
  - HMAC message[63:0] = (OpCode[7:0], CmdType[7:0].CounterAddr[7:0].Reserved[7:0], KeyData[31:0])
  - HMAC Key[255:0] = HMAC\_Storage[255:0]

If the received transaction is error free SPI Flash device successfully executes the command and posts “successful completion” extended status.

If the received transaction has errors the SPI Flash does not execute the transaction and posts the corresponding error in extended status.


**Table 14. Expected Extended Status [7:0] results**

Extended Status[7:0]	Applicable CmdType(s)	Description
10000000	01	This status is set on successful completion (no errors) of OP1 command.
0xxxxxx1	01	This bit is set to 1, when device is busy executing OP1 command. It is reset to 0 when OP1 command execution is done.
0xxxxx1x	01	This bit is set only when the correct payload size is received. This bit is set when the corresponding monotonic counter is uninitialized
0xxxx1xx	01	This bit is set on Signature Mismatch, Counter Address out of range when correct payload size is received; or incorrect payload size is received.

### 8.3 Command: Increment Monotonic Counter

This command is used by the SPI Flash Controller to increment the Monotonic counter by 1 inside the SPI Flash Device.

**Figure 61. Increment Monotonic Counter Sequence Diagram**



The requested Signature matches the HMAC-SHA-256 based signature computed based on received input parameters.

The received Counter Data matches the current value of the counter read from the SPI Flash.

- HMAC Message[63:0] = (OpCode[7:0], CmdType[7:0]. CounterAddr[7:0]. Reserved[7:0], CounterData[31:0])
- HMAC Key[255:0] = HMAC\_Key\_Register [Counter\_Address][255:0]

If the received transaction is error free SPI Flash device successfully executes the command and posts “successful completion” extended status. If the received transaction has errors the SPI Flash does not execute the transaction and posts the corresponding error in extended status.


**Table 15. Expected Extended Status [7:0] results**

Extended Status[7:0]	Applicable CmdType(s)	Description
10000000	02	This status is set on successful completion (no errors) of OP1 command.
0xxxxxx1	02	This bit is set to 1, when device is busy executing OP1 command. It is reset to 0 when OP1 command execution is done.
0xxxx1xx	02	This bit is set on Signature Mismatch, Counter Address out of range when correct payload size is received; or incorrect payload size is received.
0xxx1xxx	02	This bit is set only when the correct payload size is received. This bit must be set on HMAC Key Register or Monotonic Counter is uninitialized on previous OP1 command.
0xx1xxxx	02	This bit is set only when the correct payload size is received. The bit must be set when the received counter data filed does not match the actual counter value read from the SPI Flash device.

## 8.4 Command: Request Monotonic Counter

This command is used by the SPI Flash Controller to request the Monotonic counter value inside the SPI Flash Device.

**Figure 62. Request Monotonic Counter Sequence Diagram**



The requested Signature matches the HMAC-SHA-256 based signature computed based on received input parameters.

- HMAC Message[127:0] = (OpCode[7:0], CmdType[7:0], CounterAddr[7:0], Reserved[7:0], Tag[95:0])
- HMAC Key[255:0] = HMAC\_Key\_Register[Counter\_Address][255:0]

If the received transaction is error free SPI Flash device successfully executes the command and posts “successful completion” extended status. If the received transaction has errors the SPI Flash does not execute the transaction and posts the corresponding error in extended status.


**Table 16. Expected Extended Status [7:0] results**

Extended Status[7:0]	Applicable CmdType(s)	Description
10000000	03	This status is set on successful completion (no errors) of OP1 command.
0xxxxxx1	03	This bit is set to 1, when device is busy executing OP1 command. It is reset to 0 when OP1 command execution is done.
0xxxx1xx	03	This bit is set on Signature Mismatch, Counter Address out of range when correct payload size is received; or Cmdtype is out of range; or incorrect payload size is received.
0xxx1xxx	03	This bit is set only when the correct payload size is received. This bit must be set on HMAC Key Register or Monotonic Counter is uninitialized on previous OP1 command.

## 8.5 Command: Read Data

This command is used by the SPI Flash Controller to read extended status from any previously issued OP1 command. In addition if previous OP1 command is Request Monotonic Counter and if SPI Flash returns successful completion extended status then it returns valid values in the Tag, Counter Data and Signature field. Otherwise the values returned in Tag, Counter and Signature field are invalid. The controller may abort the read prematurely prior to completely reading the entire payload. This may occur when the controller wants to simply read the extended status or when it observes an error being returned in the extended status field. The controller may also continue reading past the defined payload size of 49 bytes. Since this is an error condition, the SPI Flash may return any data past the defined payload size. The controller must ignore the data.

**Figure 63. Read Data Sequence Diagram**







If previous OP1 command is Request Monotonic Counter and if SPI Flash returns successful completion extended status then it returns valid values in the Tag, Counter Data and Signature field. It calculates HMAC-SHA-256 signatures based on following parameters.

- HMAC Message[127:0] = Tag [95:0], Counter\_Data\_Read[31:0]
- HMAC Key[255:0] = HMAC\_Key\_Register[Counter\_Address][255:0]

**Table 17. Extended Status Register Definition**

Extended Status[7:0]	Applicable CmdType(s)	Description
00000000	-	Power On State (OP2 issued directly after power-up).
10000000	00, 01, 02, 03	This status is set on successful completion (no errors) of OP1 command.
0xxxxxx1	00, 01, 02, 03	This bit is set to 1, when device is busy executing OP1 command. It is reset to 0 when OP1 command execution is done.
0xxxxx1x	00, 01	This bit is set only when the correct payload size is received. When cmdtype = 0, this error bit must be set on Root Key Register Overwrite or Counter Address out of range or Truncated Signature mis-match error. For remaining cmdtype = 1 this bit is set when the corresponding monotonic counter is uninitialized
0xxxx1xx	01, 02, 03	This bit is set on Signature Mismatch, Counter Address out of range when correct payload size is received; or Cmdtype is out of range; or incorrect payload size is received.
0xxx1xxx	02, 03	This bit is set on HMAC Key Register or Monotonic Counter uninitialized on previous OP1 command when correct payload size is received
0xx1xxxx	02	This bit is set on Counter Data Mismatch on previous increment when correct payload size is received
0x1xxxxx	-	Fatal Error. It is set when no valid counter is found after initialization.
Current value	-	Extended status register will not be updated until first 8 bits of OP1 is received. The correct error type is reflected for any OP1 operation that exceeds a minimum of 16 clocks with active chip-select.

## 8.6 Operations Allowed/Disallowed During RPMC Operation

In the deep power down state OP1, OP2 commands are ignored until the part comes out of deep power down state.

WREN state does not affect the OP1 command execution inside the SPI Flash.

Suspend operation can be used to execute high-priority reads from the flash device while a long-latency operation is underway. However, OP1 is not recommended when the flash device is in WIP or suspended state.

In the table below, OP1 state is defined as the time starting with a transaction with OP1 op-code sent to the device and ending when the device clears the extended status busy bit. During OP1 state if a suspend transaction is received, the SPI Flash will ignore the suspend command and continue with the execution of the current OP1 command as described in the table below.

P/E state is defined as the time starting with a transaction with write or erase op-code sent to the device and ending when the device clears

the status busy bit. P/E Suspended State starts when the device sets the program suspend status done bit after receiving a program suspend op-code. During P/E State and P/E Suspended State, OP1 is also allowed but not recommended

The table below shows all operation support in each state.

**Table 18. RPMC Operation**

Operation	OP1 state	P/E state	P/E Suspended State
Suspend	Ignored	Yes-> P/E Suspended State(not chip erase or write status operation) No ->remain P/E state ( chip erase or write status operation)	No
Resume	Ignored	No	Yes -> P/E state
All reads except Read status	Yes	No	Yes
All writes/erases	Yes	No	No
OP1	No	Yes but not recommended	Yes but not recommended
Write status	Yes	No	No
OP2	Yes->OP1 busy state (when extended status busy is 1) ->OP1 done state (when extended status busy is 0)	Yes. Will indicate the status associated with the OP1 operation.	Yes. Will indicate the status associated with the OP1 operation
Read status	Yes. Will indicate the busy state associated with the subsequent transaction issued to the SPI Flash.	Yes. Will indicate the busy state associated with the subsequent transaction issued to the SPI Flash.	Yes. Will indicate the busy state associated with the subsequent transaction issued to the SPI Flash.

## 9 ELECTRICAL CHARACTERISTICS

### 9.1 Power-Up/Down Timing

Figure 64. Power-Up/Down Timing Sequence Diagram




Table 19. Power-Up/Down Timing and Write Inhibit Threshold

Symbol	Parameter	Min.	Max.	Unit
tVSL	VCC (min.) to device operation	700		μs
VWI	Write Inhibit Voltage	1	1.4	V
VPWD	VCC voltage needed to below VPWD for ensuring initialization will occur		0.5	V
tPWD	The minimum duration for ensuring initialization will occur	300		μs


### 9.2 Initial Delivery State

The device is delivered with the memory array erased: all bits are set to 1 (each Byte contains FFH). The Status Register contains 00H, except that QE bit (S9) is set to 1.

### 9.3 Absolute Maximum Ratings

Parameter	Value	Unit
Ambient Operating Temperature ( $T_A$ )	-40 to 85	°C
	-40 to 105	
	-40 to 125	
Storage Temperature	-65 to 150	°C
Transient Input/Output Voltage (note: overshoot)	-2.0 to VCC+2.0	V
Applied Input/Output Voltage	-0.6 to VCC+0.4	V
VCC	-0.6 to 2.5	V


**Figure 65. Input Test Waveform and Measurement Level**



## 9.4 Capacitance Measurement Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
CIN	Input Capacitance			12	pF	VIN=0V
COUT	Output Capacitance			16	pF	VOUT=0V
CL	Load Capacitance	30			pF	
	Input Rise And Fall time			5	ns	
	Input Pulse Voltage	0.1VCC to 0.8VCC			V	
	Input Timing Reference Voltage	0.2VCC to 0.7VCC			V	
	Output Timing Reference Voltage	0.5VCC			V	

**Figure 66. Absolute Maximum Ratings Diagram**





## 9.5 DC Characteristics

( $T_A = -40^{\circ}\text{C} \sim 85^{\circ}\text{C}$ ,  $V_{CC} = 1.65 \sim 2.0\text{V}$ )

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit.
$I_{LI}$	Input Leakage Current				$\pm 4$	$\mu\text{A}$
$I_{LO}$	Output Leakage Current				$\pm 4$	$\mu\text{A}$
$I_{CC1}$	Standby Current	$CS\# = V_{CC}$ , $V_{IN} = V_{CC}$ or $V_{SS}$		11	50	$\mu\text{A}$
$I_{CC2}$	Deep Power-Down Current	$CS\# = V_{CC}$ , $V_{IN} = V_{CC}$ or $V_{SS}$		2	18	$\mu\text{A}$
$I_{CC3}$	Operating Current (Read)	$CLK = 0.1V_{CC} / 0.9V_{CC}$ at 104MHz, $Q = \text{Open}(x4 \text{ I/O})$		9	13	mA
		$CLK = 0.1V_{CC} / 0.9V_{CC}$ at 80MHz, $Q = \text{Open}(x4 \text{ I/O})$		8	12	mA
$I_{CC4}$	Operating Current (PP)	$CS\# = V_{CC}$		8	15	mA
$I_{CC5}$	Operating Current (WRSR)	$CS\# = V_{CC}$		8	15	mA
$I_{CC6}$	Operating Current (SE)	$CS\# = V_{CC}$		8	15	mA
$I_{CC7}$	Operating Current (BE)	$CS\# = V_{CC}$		8	15	mA
$I_{CC8}$	Operating Current (CE)	$CS\# = V_{CC}$		8	15	mA
$V_{IL}$	Input Low Voltage				$0.2V_{CC}$	V
$V_{IH}$	Input High Voltage		$0.7V_{CC}$			V
$V_{OL}$	Output Low Voltage	$I_{OL} = 100\mu\text{A}$			0.2	V
$V_{OH}$	Output High Voltage	$I_{OH} = -100\mu\text{A}$	$V_{CC} - 0.2$			V

Note:

1. Typical value at  $T_A = 25^{\circ}\text{C}$ ,  $V_{CC} = 1.8\text{V}$ .
2. Value guaranteed by design and/or characterization, not 100% tested in production.



( $T_A = -40^{\circ}\text{C} \sim 105^{\circ}\text{C}$ ,  $V_{CC} = 1.65 \sim 2.0\text{V}$ )

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit.
$I_{LI}$	Input Leakage Current				$\pm 4$	$\mu\text{A}$
$I_{LO}$	Output Leakage Current				$\pm 4$	$\mu\text{A}$
$I_{CC1}$	Standby Current	$CS\# = V_{CC}$ , $V_{IN} = V_{CC}$ or $V_{SS}$		11	120	$\mu\text{A}$
$I_{CC2}$	Deep Power-Down Current	$CS\# = V_{CC}$ , $V_{IN} = V_{CC}$ or $V_{SS}$		2	40	$\mu\text{A}$
$I_{CC3}$	Operating Current (Read)	$CLK = 0.1V_{CC} / 0.9V_{CC}$ at 104MHz, $Q = \text{Open}(x4 \text{ I/O})$		9	20	mA
		$CLK = 0.1V_{CC} / 0.9V_{CC}$ at 80MHz, $Q = \text{Open}(x4 \text{ I/O})$		8	18	mA
$I_{CC4}$	Operating Current (PP)	$CS\# = V_{CC}$		8	18	mA
$I_{CC5}$	Operating Current (WRSR)	$CS\# = V_{CC}$		8	18	mA
$I_{CC6}$	Operating Current (SE)	$CS\# = V_{CC}$		8	18	mA
$I_{CC7}$	Operating Current (BE)	$CS\# = V_{CC}$		8	18	mA
$I_{CC8}$	Operating Current (CE)	$CS\# = V_{CC}$		8	18	mA
$V_{IL}$	Input Low Voltage				$0.2V_{CC}$	V
$V_{IH}$	Input High Voltage		$0.7V_{CC}$			V
$V_{OL}$	Output Low Voltage	$I_{OL} = 100\mu\text{A}$			0.2	V
$V_{OH}$	Output High Voltage	$I_{OH} = -100\mu\text{A}$	$V_{CC} - 0.2$			V

Note:

1. Typical value at  $T_A = 25^{\circ}\text{C}$ ,  $V_{CC} = 1.8\text{V}$ .
2. Value guaranteed by design and/or characterization, not 100% tested in production.



(T<sub>A</sub> = -40°C~125°C, VCC=1.65~2.0V)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit.
I <sub>LI</sub>	Input Leakage Current				±4	μA
I <sub>LO</sub>	Output Leakage Current				±4	μA
I <sub>CC1</sub>	Standby Current	CS#=VCC, VIN=VCC or VSS		11	140	μA
I <sub>CC2</sub>	Deep Power-Down Current	CS#=VCC, VIN=VCC or VSS		2	50	μA
I <sub>CC3</sub>	Operating Current (Read)	CLK=0.1VCC / 0.9VCC at 104MHz, Q=Open(x4 I/O)		9	25	mA
		CLK=0.1VCC / 0.9VCC at 80MHz, Q=Open(x4 I/O)		8	20	mA
I <sub>CC4</sub>	Operating Current (PP)	CS#=VCC		8	20	mA
I <sub>CC5</sub>	Operating Current (WRSR)	CS#=VCC		8	20	mA
I <sub>CC6</sub>	Operating Current (SE)	CS#=VCC		8	20	mA
I <sub>CC7</sub>	Operating Current (BE)	CS#=VCC		8	20	mA
I <sub>CC8</sub>	Operating Current (CE)	CS#=VCC		8	20	mA
V <sub>IL</sub>	Input Low Voltage				0.2VCC	V
V <sub>IH</sub>	Input High Voltage		0.7VCC			V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 100μA			0.2	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -100μA	VCC-0.2			V

Note:

1. Typical value at T<sub>A</sub> = 25°C, VCC = 1.8V.
2. Value guaranteed by design and/or characterization, not 100% tested in production.



## 9.6 AC Characteristics

(T<sub>A</sub> = -40°C~85°C, VCC=1.65~2.0V)

Symbol	Parameter	Min.	Typ.	Max.	Unit.
f <sub>C</sub>	Serial Clock Frequency For: all commands except 03h			104	MHz
f <sub>R</sub>	Serial Clock Frequency For: Read (03h)			90	MHz
f <sub>R</sub>	Serial Clock Frequency For: RPMC commands			80	MHz
t <sub>CLH</sub>	Serial Clock High Time	45% (1/F <sub>CMax</sub> )			ns
t <sub>CLL</sub>	Serial Clock Low Time	45% (1/F <sub>CMax</sub> )			ns
t <sub>CLCH</sub>	Serial Clock Rise Time (Slew Rate)	0.2			V/ns
t <sub>CHCL</sub>	Serial Clock Fall Time (Slew Rate)	0.2			V/ns
t <sub>SLCH</sub>	CS# Active Setup Time	5			ns
t <sub>CHSH</sub>	CS# Active Hold Time	5			ns
t <sub>SHCH</sub>	CS# Not Active Setup Time	5			ns
t <sub>CHSL</sub>	CS# Not Active Hold Time	5			ns
t <sub>SHSL</sub>	CS# High Time (Read/Write)	20			ns
t <sub>SHQZ</sub>	Output Disable Time			6	ns
t <sub>CLQX</sub>	Output Hold Time	1.2			ns
t <sub>DVCH</sub>	Data In Setup Time	2			ns
t <sub>CHDX</sub>	Data In Hold Time	2			ns
t <sub>CLQV</sub>	Clock Low To Output Valid (CL = 30pF)			7	ns
t <sub>DP</sub>	CS# High To Deep Power-Down Mode			3	μs
t <sub>RES1</sub>	CS# High To Standby Mode Without Electronic Signature Read			20	μs
t <sub>RES2</sub>	CS# High To Standby Mode With Electronic Signature Read			20	μs
t <sub>SUS</sub>	CS# High To Next Command After Suspend			20	μs
t <sub>RS</sub> <sup>(3)</sup>	Latency Between Resume And Next Suspend	100			μs
t <sub>RST</sub>	CS# High To Next Command After Reset (Except From Erase)			30	μs
t <sub>RST_E</sub>	CS# High To Next Command After Reset (From Erase)			12	ms
t <sub>W</sub>	Write Status Register Cycle Time		2	25	ms
t <sub>BP1</sub>	Byte Program Time (First Byte)		30	60	μs
t <sub>BP2</sub>	Additional Byte Program Time (After First Byte)		2.5	5	μs
t <sub>PP</sub>	Page Programming Time		0.4	2.4	ms
t <sub>SE</sub>	Sector Erase Time		40	300	ms
t <sub>BE1</sub>	Block Erase Time (32K Bytes)		0.15	0.8	s
t <sub>BE2</sub>	Block Erase Time (64K Bytes)		0.2	1.2	s
t <sub>CE</sub>	Chip Erase Time (GD25LR32E)		8	20	s





t <sub>WRKR</sub>	Write Root Key Register		0.17	2	ms
t <sub>UHKR</sub>	Update HMAC Key Register		100	150	μs
t <sub>IMC</sub>	Increment Monotonic Counter		0.08	250	ms
t <sub>RMC</sub>	Request Monotonic Counter		0.1	1	ms

**Note:**

1. Typical value at T<sub>A</sub> = 25°C.
2. Value guaranteed by design and/or characterization, not 100% tested in production.
3. Minimum timing must be observed before issuing the next suspend command, and a period equal to or longer than the minimum timing is required in order for the program or erase operation to make progress, but the operation time may exceed the maximum value.



(T<sub>A</sub> = -40°C~105°C, VCC=1.65~2.0V)

Symbol	Parameter	Min.	Typ.	Max.	Unit.
f <sub>C</sub>	Serial Clock Frequency For: all commands except 03h			104	MHz
f <sub>R</sub>	Serial Clock Frequency For: Read (03h)			90	MHz
f <sub>R</sub>	Serial Clock Frequency For: RPMC commands			80	MHz
t <sub>CLH</sub>	Serial Clock High Time	45% (1/F <sub>CMax</sub> )			ns
t <sub>CLL</sub>	Serial Clock Low Time	45% (1/F <sub>CMax</sub> )			ns
t <sub>CLCH</sub>	Serial Clock Rise Time (Slew Rate)	0.2			V/ns
t <sub>CHCL</sub>	Serial Clock Fall Time (Slew Rate)	0.2			V/ns
t <sub>SLCH</sub>	CS# Active Setup Time	5			ns
t <sub>CHSH</sub>	CS# Active Hold Time	5			ns
t <sub>SHCH</sub>	CS# Not Active Setup Time	5			ns
t <sub>CHSL</sub>	CS# Not Active Hold Time	5			ns
t <sub>SHSL</sub>	CS# High Time (Read/Write)	20			ns
t <sub>SHQZ</sub>	Output Disable Time			6	ns
t <sub>CLQX</sub>	Output Hold Time	1.2			ns
t <sub>DVCH</sub>	Data In Setup Time	2			ns
t <sub>CHDX</sub>	Data In Hold Time	2			ns
t <sub>CLQV</sub>	Clock Low To Output Valid (CL = 30pF)			7	ns
t <sub>DP</sub>	CS# High To Deep Power-Down Mode			3	μs
t <sub>RES1</sub>	CS# High To Standby Mode Without Electronic Signature Read			20	μs
t <sub>RES2</sub>	CS# High To Standby Mode With Electronic Signature Read			20	μs
t <sub>SUS</sub>	CS# High To Next Command After Suspend			20	μs
t <sub>RS</sub> <sup>(3)</sup>	Latency Between Resume And Next Suspend	100			μs
t <sub>RST</sub>	CS# High To Next Command After Reset (Except From Erase)			30	μs
t <sub>RST_E</sub>	CS# High To Next Command After Reset (From Erase)			12	ms
t <sub>W</sub>	Write Status Register Cycle Time		2	30	ms
t <sub>BP1</sub>	Byte Program Time (First Byte)		30	80	μs
t <sub>BP2</sub>	Additional Byte Program Time (After First Byte)		2.5	8	μs
t <sub>PP</sub>	Page Programming Time		0.4	3	ms
t <sub>SE</sub>	Sector Erase Time		40	400	ms
t <sub>BE1</sub>	Block Erase Time (32K Bytes)		0.15	1.2	s
t <sub>BE2</sub>	Block Erase Time (64K Bytes)		0.2	2.4	s
t <sub>CE</sub>	Chip Erase Time (GD25LR32E)		8	35	s
t <sub>WRKR</sub>	Write Root Key Register		0.17	2	ms



t <sub>UHKR</sub>	Update HMAC Key Register		100	150	μs
t <sub>IMC</sub>	Increment Monotonic Counter		0.08	250	ms
t <sub>RMC</sub>	Request Monotonic Counter		0.1	1	ms

Note:

1. Typical value at T<sub>A</sub> = 25°C.
2. Value guaranteed by design and/or characterization, not 100% tested in production.
3. Minimum timing must be observed before issuing the next suspend command, and a period equal to or longer than the minimum timing is required in order for the program or erase operation to make progress, but the operation time may exceed the maximum value.



(T<sub>A</sub> = -40°C~125°C, VCC=1.65~2.0V)

Symbol	Parameter	Min.	Typ.	Max.	Unit.
f <sub>C</sub>	Serial Clock Frequency For: all commands except 03h			104	MHz
f <sub>R</sub>	Serial Clock Frequency For: Read (03h)			90	MHz
f <sub>R</sub>	Serial Clock Frequency For: RPMC commands			80	MHz
t <sub>CLH</sub>	Serial Clock High Time	45% (1/F <sub>CMax</sub> )			ns
t <sub>CLL</sub>	Serial Clock Low Time	45% (1/F <sub>CMax</sub> )			ns
t <sub>CLCH</sub>	Serial Clock Rise Time (Slew Rate)	0.2			V/ns
t <sub>CHCL</sub>	Serial Clock Fall Time (Slew Rate)	0.2			V/ns
t <sub>SLCH</sub>	CS# Active Setup Time	5			ns
t <sub>CHSH</sub>	CS# Active Hold Time	5			ns
t <sub>SHCH</sub>	CS# Not Active Setup Time	5			ns
t <sub>CHSL</sub>	CS# Not Active Hold Time	5			ns
t <sub>SHSL</sub>	CS# High Time (Read/Write)	20			ns
t <sub>SHQZ</sub>	Output Disable Time			6	ns
t <sub>CLQX</sub>	Output Hold Time	1.2			ns
t <sub>DVCH</sub>	Data In Setup Time	2			ns
t <sub>CHDX</sub>	Data In Hold Time	2			ns
t <sub>CLQV</sub>	Clock Low To Output Valid (CL = 30pF)			7	ns
t <sub>DP</sub>	CS# High To Deep Power-Down Mode			3	μs
t <sub>RES1</sub>	CS# High To Standby Mode Without Electronic Signature Read			20	μs
t <sub>RES2</sub>	CS# High To Standby Mode With Electronic Signature Read			20	μs
t <sub>SUS</sub>	CS# High To Next Command After Suspend			20	μs
t <sub>RS</sub> <sup>(3)</sup>	Latency Between Resume And Next Suspend	100			μs
t <sub>RST</sub>	CS# High To Next Command After Reset (Except From Erase)			30	μs
t <sub>RST_E</sub>	CS# High To Next Command After Reset (From Erase)			12	ms
t <sub>W</sub>	Write Status Register Cycle Time		2	50	ms
t <sub>BP1</sub>	Byte Program Time (First Byte)		30	100	μs
t <sub>BP2</sub>	Additional Byte Program Time (After First Byte)		2.5	10	μs
t <sub>PP</sub>	Page Programming Time		0.4	4	ms
t <sub>SE</sub>	Sector Erase Time		40	500	ms
t <sub>BE1</sub>	Block Erase Time (32K Bytes)		0.15	1.5	s
t <sub>BE2</sub>	Block Erase Time (64K Bytes)		0.2	3	s
t <sub>CE</sub>	Chip Erase Time (GD25LR32E)		8	40	s
t <sub>WRKR</sub>	Write Root Key Register		0.17	2	ms




$t_{UHKR}$	Update HMAC Key Register		100	150	$\mu s$
$t_{IMC}$	Increment Monotonic Counter		0.08	250	ms
$t_{RMC}$	Request Monotonic Counter		0.1	1	ms


Note:

1. Typical value at  $T_A = 25^\circ C$ .
2. Value guaranteed by design and/or characterization, not 100% tested in production.
3. Minimum timing must be observed before issuing the next suspend command, and a period equal to or longer than the minimum timing is required in order for the program or erase operation to make progress, but the operation time may exceed the maximum value.


**Figure 67. Input Timing**



**Figure 68. Output Timing**



**Figure 69. Resume to Suspend Timing Diagram**





## 10 ORDERING INFORMATION

GD	XX	XX	XX	X	X	X	X	X	
									<b>Packing</b> T: Tube Y: Tray R: Tape and Reel
									<b>Green Code</b> G: Pb Free + Halogen Free Green Package S: Pb Free + Halogen Free Green Package + SRP1 Function
									<b>Temperature Range</b> I: Industrial (-40°C to +85°C) J: Industrial+ (-40°C to +105°C) E: Industrial+ (-40°C to +125°C)
									<b>Package Type</b> T: SOP8 150mil W: WSON8 (6x5mm) S: SOP8 208mil
									<b>Generation</b> E: E Version
									<b>Density</b> 32: 32M bit
									<b>Series</b> LR: 1.8V, 4KB Uniform Sector, RPMC
									<b>Product Family</b> 25: SPI NOR Flash



## 10.1 Valid Part Numbers

**Please contact GigaDevice regional sales for the latest product selection and available form factors.**

### Temperature Range I: Industrial (-40°C to +85°C)

Product Number	Density	Package Type	Packing Options
GD25LR32ETIG	32Mbit	SOP8 150mil	T/Y/R
GD25LR32ETIS			
GD25LR32EWIG	32Mbit	WSO8 (6x5mm)	Y/R
GD25LR32EWIS			
GD25LR32ESIG	32Mbit	SOP8 208mil	T/Y/R
GD25LR32ESIS			

### Temperature Range J: Industrial+ (-40°C to +105°C)

Product Number	Density	Package Type	Packing Options
GD25LR32ETJG	32Mbit	SOP8 150mil	T/Y/R
GD25LR32ETJS			
GD25LR32EWJG	32Mbit	WSO8 (6x5mm)	Y/R
GD25LR32EWJS			
GD25LR32ESJG	32Mbit	SOP8 208mil	T/Y/R
GD25LR32ESJS			


### Temperature Range E: Industrial+ (-40°C to +125°C)

Product Number	Density	Package Type	Packing Options
GD25LR32ETEG	32Mbit	SOP8 150mil	T/Y/R
GD25LR32ETES			
GD25LR32EWEG	32Mbit	WSO8 (6x5mm)	Y/R
GD25LR32EWES			
GD25LR32ESEG	32Mbit	SOP8 208mil	T/Y/R
GD25LR32ESES			



## 11 PACKAGE INFORMATION

### 11.1 Package SOP8 150MIL



#### Dimensions

Symbol		A	A1	A2	b	c	D	E	E1	e	L	L1	h	$\theta$
Unit														
mm	Min	-	0.10	1.25	0.31	0.10	4.80	5.80	3.80	1.27	0.40	1.04	0.25	0°
	Nom	-	0.15	1.45	0.41	0.20	4.90	6.00	3.90		-		-	-
	Max	1.75	0.25	1.55	0.51	0.25	5.00	6.20	4.00		0.90		0.50	8°


Note:

1. Dimension D does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per end.
2. Dimension E1 does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25mm per end.






## 11.2 Package WSON8 (6x5mm)



Top View

Side View



Bottom View

### Dimensions


Symbol		A	A1	c	b	D	D2	E	E2	e	L
Unit											
mm	Min	0.70	0.00	0.180	0.35	5.90	3.30	4.90	3.90	1.27	0.50
	Nom	0.75	0.02	0.203	0.40	6.00	3.40	5.00	4.00		0.60
	Max	0.80	0.05	0.250	0.50	6.10	3.50	5.10	4.10		0.75

Note:

1. The exposed metal pad area on the bottom of the package is not connected to any internal signal. It is OK to connect it to the system ground (GND) or leave it floating.
2. Coplanarity  $\leq 0.08\text{mm}$ . Package edge tolerance  $\leq 0.10\text{mm}$ .
3. The lead shape may be of little difference according to different package lead frames. These lead shapes are compatible with each other.



### 11.3 Package SOP8 208MIL



#### Dimensions

Symbol		A	A1	A2	b	c	D	E	E1	e	L	L1	$\theta$
Unit													
mm	Min	-	0.05	1.70	0.31	0.15	5.13	7.70	5.18	1.27	0.50	1.31	0°
	Nom	-	0.15	1.80	0.41	0.20	5.23	7.90	5.28		-		-
	Max	2.16	0.25	1.90	0.51	0.25	5.33	8.10	5.38		0.85		8°

Note:

1. Dimension D does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per end.
2. Dimension E1 does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25mm per end.



## 12 REVISION HISTORY

Version No	Description	Page	Date
1.0	Initial release	All	2024-6-18
1.1	Modify Description of SRP bits Modify Value of $f_R$ for 03h from 80MHz to 90MHz Add $f_R$ for RPMC Commands Update Ordering Information Modify Note of SOP8 150mil and SOP8 208mil Package	P13 P56, 58, 60 P56, 58, 60 P62-63 P64, 66	2024-11-11

## **Important Notice**

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company according to the laws of the People's Republic of China and other applicable laws. The Company reserves all rights under such laws and no Intellectual Property Rights are transferred (either wholly or partially) or licensed (either expressly or impliedly). The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company does not assume any warranty or condition, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability, fitness for any particular purpose, non-infringement, or any warranty arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application and any product produced. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed or intended for use in, and no warranty is made respect to, any applications designed or intended for the operation of weaponry, nuclear equipment, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants etc.), pollution control or hazardous substances management, or other uses where failure to perform can reasonably be expected to result in personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products. Customers shall discard the device according to the local environmental law.

**Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Products and services described herein at any time, without notice. And the company shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.**